Regviz

Microchip Technology /ATSAMV71J19 /PWM0 /PWM_CH_NUM[0] /CPRDUPD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CPRDUPD

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/PWM0/PWM_CH_NUM[3]/CPRDUPD#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CPRDUPD

Description

PWM Channel Period Update Register (ch_num = 0)

Fields

CPRDUPD

Channel Period Update

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data